Design of 2-Dimensional Multiplier Using Area efficient and Power Optimization Technique
نویسندگان
چکیده
Article history: Received Accepted Available online 20 Nov. 2014 19 Dec. 2014 25 Dec. 2014 Based on the simplification of the addition operations in a low-power bypassing-based multiplier, a low-cost low-power bypassing-based multiplier is proposed. Row-bypassing multiplier, column-bypassing multiplier, 2-Dimensional bypassing multiplier and braun multipliers are implemented in CMOS and GDI technique. By optimizing the transistor size in each stage the power and area are minimized. The results of post layout simulation compared to similar reported ones illustrate significant improvement. Simulation results show great improvement in terms of Power. The experimental results show that our proposed low-cost low power multiplier saves hardware cost and reduces the power dissipation. © 2014 International Journal of Advanced Research in Science and Technology (IJARST). All rights reserved.
منابع مشابه
Modified 32-Bit Shift-Add Multiplier Design for Low Power Application
Multiplication is a basic operation in any signal processing application. Multiplication is the most important one among the four arithmetic operations like addition, subtraction, and division. Multipliers are usually hardware intensive, and the main parameters of concern are high speed, low cost, and less VLSI area. The propagation time and power consumption in the multiplier are always high. ...
متن کاملDesign of Area and Power Efficient FIR Filter Using Truncated Multiplier Technique
Low-cost finite impulse response (FIR) designs are presented using the concept of faithfully rounded Booth multipliers. We jointly consider the optimization of bit width and hardware resources without sacrificing the frequency response and output signal precision. Non-uniform coefficient quantization with proper filter order is proposed to minimize total area cost. Multiple constant multiplicat...
متن کاملDesign of Sharp 2D Multiplier-Less Circularly Symmetric FIR Filter Using Harmony Search Algorithm and Frequency Transformation
In this paper, we present a novel and efficient method for the design of a sharp, two dimensional (2D) wideband, circularly symmetric, FIR filter. First of all, a sharp one dimensional (1D) infinite precision FIR filter is designed using the Frequency Response Masking (FRM) technique. This filter is converted into a multiplier-less filter by representing it in the Canonic Signed Digit (CSD) spa...
متن کاملDesign and Synthesis of Radix-4 Booth Multiplier Using GDI Technique
This paper presents a design of low power, area efficient radix 4 booth multiplier using gated diffusion input(GDI) technique and modified gated diffusion input technique. MGDI and GDI plays an important role in design of low power and area efficient circuits. This has led many researchers to take GDI and MGDI technique very seriously in building important circuits related to advanced low power...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...
متن کامل